Powered by Wadanet

Archive - CAPC and Integrating Components

This section will discuss our progress with v5.0 CAPC and onwards. The most recent additions are added to the bottom. The entries will mainly describe better wiring or the addition of new features.


March 31, 2002 - CPU v5.0 is born on Easter

Finally, after all the suffer, our version 5 of CPU.cct is bug free and nicely layed out, even though the machine instructions is still messy, but WHATEVER ~~~ It works ~~~. Originally we were going to begin with a naming system of v1.0, but since things started coming together after lab5, we decided to inaugurate the name with 5.

Wanna help debug our CPU version 5.0?
Beta version Driver Code is posted on Dr. Hasegawa's web page


April 1, 2002 - Final Report

Final report is done. We've added a function to simplifiy the initialization process of the CAPC. Our CPU is easy to start now.

Final Report
CPU version 5.01



April 2, 2002 - More Efficient machine instruction

We'd noticed that instructuion INJ, SDG, LDG can be done in fetch cycle, so we made some more modifications. Our new updated CPU is available for download.

CPU version 5.50



April 3, 2002 - Reduce the wiring a little

Due to yesterday's change, the only operations using execution cycle are reduced to four: "ADD", "AND", "XOR", and "LOR". These four operation are all two operand operation that uses ALU; therefore, can share the same machine instructions. There will be no "AND" gate in execution cycle. Clock lines connect directly to registers.

CPU version 5.51



April 5, 2002 - Making it look much, much cooler

We have seen some preliminary designs from other groups - so colourful. We intend on having the most elegant and sophisticated design, and thus we are continuously looking for improvements and making modifications. We are not going to fall behind.


April 9, 2002 - Final Version

We've completed our final design and will be presenting it on April 12, 2002. There are some new features that we've added that make our design easy to visualize and debug.


 

 

 

 

Journal Links
Lab 1 - Clock
Lab 2 - 16-bit Register
Lab 3 - RAM Memory
Lab 4 - ALU
Lab 5 - Keyboard
Lab 6 - PROM
Lab 7 - Interrupt
Lab 8 - Control Unit
CAPC Integration

Reference
CAPC Instructions
Tech3 - Midterm Report
Tech3 - 4-bit IR Component
Tech3 - Translater Codes
Tech3 - Test Driver
Tech3 - Final Report
Tech3 - Presentation

© 2002 Tech3 Development, Inc.