Powered by Wadanet

Lab 4- Arithmetic and Logic Unit

Design guidelines for lab 4 .

February 15, 2002

The goal for this lab is to design an arithmetic and logic unit that has 6 operations: NOT, ROL, LOR, XOR, AND, ADD. We did not encounter any problems with creation of this device. There was a lot of wiring to make, and it became quite tedious. Afterwards, we utilized bus paths for more efficient and cleaner design. This made our component easier to modify.


March 1, 2002- Modification

We removed the Z register from our original design. Initially, the Z register was supposed to hold the result of the computation. We realized that we could do without it, since the result can be stored internally within the ALU. All we needed was to have a control that would release the results to the bus. This control would be SEND_Z.

Wiring was again cleaned up to make design simpler and easier to modify. Using bus breakouts to simplify design will now be utilized in all future devices.


Click for larger image


 

Lab Links
Lab 1 - Clock
Lab 2 - 16-bit Register
Lab 3 - RAM Memory
Lab 4 - ALU
Lab 5 - Keyboard
Lab 6 - PROM
Lab 7 - Interrupt
Lab 8 - Control Unit
CAPC Integration

Reference
CAPC Instructions
Tech3 - Midterm Report
Tech3 - 4-bit IR Component
Tech3 - Translater Codes
Tech3 - Test Driver
Tech3 - Final Report
Tech3 - Presentation


© 2002 Tech3 Development, Inc.