Powered by Wadanet

Lab 7- Hardware Interrupt

Design guidelines for lab 7.

March 15, 2002
The client has decided that this is an optional device. We are not planning to include it into our final design.


 

 

 

Lab Links
Lab 1 - Clock
Lab 2 - 16-bit Register
Lab 3 - RAM Memory
Lab 4 - ALU
Lab 5 - Keyboard
Lab 6 - PROM
Lab 7 - Interrupt
Lab 8 - Control Unit
CAPC Integration

Reference
CAPC Instructions
Tech3 - Midterm Report
Tech3 - 4-bit IR Component
Tech3 - Translater Codes
Tech3 - Test Driver
Tech3 - Final Report
Tech3 - Presentation


© 2002 Tech3 Development, Inc.